Two figures of merit are presented for determining whether a section of interconnect should be modeled as either an RLC or an RC impedance. The attenuation that a signal undergoes as it propagates a distance equal to the length of the interconnect line is shown to be a useful figure of merit. The second figure of merit considered in this paper is the ratio of the rise time of the input signal at the driver of an interconnect line to the time of flight of the signals across the line. Circuit simulations of an RLC transmission line and a five section RC l l circuit are used to quantify and determine the relative accuracy of an RC model. One primary result of this study is evidence demonstrating that a range of interconnect length exists for which inductance effects are prominent. It is also shown that under certain conditions, inductance effects are negligible despite the length of the section of interconnect.
I. Introduction
It has become well accepted that interconnect delay dominates gate delay in current deep submicrometer VLSI circuits [I]- [3] . With the continuous scaling of technology and increased die area, this situation is expected to become worse.
In order to properly design complex circuits, more accurate interconnect models and signal propagation characterization are required. Historically, interconnect has been modeled as a single lumped capacitance in the analysis of the performance of on-chip interconnects. With the scaling of technology and increased chip size, the crosssectional area of wires has been scaled down while interconnect length has increased. The resistance of the interconnect has therefore become significant, requiring the use of more accurate RC impedance models, Interconnect is typically modeled as a lumped RC circuit. To further improve accuracy, the interconnect has been modeled as a distributed RC impedance (multiple T or I l sections) for those nets requiring more accurate delay models. A well known delay models is to compare the driver resistance R,, and the load method used to determine which nets require more accurate capacitance C, to the total resistance and capacitance of the section of interconnect, R , and C, [4], [5] . Those nets that require more accurate RC models are more highly resistive.
Currently, inductance is becoming more important with faster on-chip rise times and longer wire lengths. Wide wires are frequently encountered in clock distribution networks and in upper metal layers. These wires are low resistance wires that can exhibit significant inductive effects. Furthermore, performance requirements are pushing the introduction of new materials for low resistive interconnect [6]. In the limiting case, high temperature superconductors may become commercially available [7] . With these trends it is becoming crucial to be able to determine which nets within a high speed VLSI circuit exhibit prominent inductive effects.
The focus of this paper is the introduction of simple figures of merit that can be used as criteria to determine which nets require more accurate transmission line models. A closed form solution for the output signal of a CMOS inverter driving an RLC transmission line based on the alpha power law The characteristic impedance of an RLC transmission line is complex with a portion that is negative and imaginary. Therefore, the characteristic impedance looks like a resistance in series with a capacitance. Thus, the characteristic impedance can be expressed as
where R,,and C,, are given by Both R,,and C, saturate to the asymptotic values given by
where the saturation frequency is given by (3).
An RLC transmission line driven by a CMOS inverter can be approximated at high frequency as shown in Fig. 2 , for the period of time, O<r<2Tf,, where To is the time required for the waves to travel a distance equal to the length of the transmission line. T,, is frequently described as the time of flight of the transmission line. The input is assumed to be a ramp with a fall time f I . The asymptotic values for the characteristic impedance and the attenuation are assumed in the following analysis. The technology used in this analysis is a 0.25 pm CMOS technology with a 2.5 volt power supply. The alpha power law is used to characterize the devices [8] . A pulse is generated at V,,,,, for the period of time O<r<2Tfb where the time reference is chosen when the input signal reaches V,,+V, where V , , is the threshold voltage of the P-channel devices and for an enhancement mode device is negative. Under the aforementioned conditions and the assumption that the PMOS transistor is saturated and neglecting the effect of the NMOS transistor. V,,,, is given by for O<t<2Tf1, where u(t) is the unit step function.
The pulse propagate!; across the transmission line. At the load, the signal is completely reflected assuming an open circuit (or a small load capacitor) at the end of the line. This reflected signal propagates back towards the driver and reaches the driver at a time t = 2'Tp After this round trip is completed. the pulse that reaches the source is attenuated by a factor of e.'a' and can be described mathematically by P(t-2T,J&d. As long as the transistor is iin saturation, the transistor maintains a relatively constant carrent. Thus, the current reflection coefficient is -1 and consequently the voltage reflection coefficient is 1. Therefore the pulse is multiplied by 2. This cycle repeats as long as the transistor is saturated. The complete solution for the period when the transistor is saturated is The interesting point to note is that those times at which the RC response intersects the RLC transmission line response are not dependent on the transition time of the input signal. This characteristic can be observed in Fig. 4 . Thus. as the attenuation across the transmission line increases. the reflected signals become smaller. Since the times at which the RLC response intersect with the RC response are constant. the RLC transmission line response approaches the RC circuit response. A figure of merit to characterize the importance of inductance can be derived from this observation and is given by When this inequality is satisfied. inductance becomes important. This relationship is physically intuitive. sjnce < represents the degree of attenuation the wave suffers as it propagates a distance equal to the length of the line. As this attenuation increases, the effects of the reflections derease and the RC model becomes more accurate. Therefore 2 is a useful figure of merit that anticipates the importance of considering inductance in a particular interconnect line. This figure of merit is the same parameter described in [ 111 and [ 121 but is derived in a different way. Note that if (14) is squared, this figure of merit compares the time constant L/R to the time consmt RC, which is the same result described in [ 11.
[3]. and [ 131.
As the transition time of the input signal increases. the slope of the fast changing portions of the response decreass. which reduces the width of the slowly varying parts of the response. This behavior makes the response of the RLC transmission line appear more continuous. Since the times at which the RLC response intersect with the RC response are constant, the RLC transmission line response approaches the RC circuit response.
As the transition time of the input signal becomes equal to or greater than 2T, the slowly varying portions of the RLC transmission line response disappear. and the response coincides with the RC approximation. This behavior is evident from Fig. 5 which leads to the second figure of merit given by t,. < 2 1 m .
115)
When this inequality is satisfied, inductance becomzs important. Note that the figure of merit in (15) is accurate only if the line is matched (the width of the transistor driving the line is adjusted to match the transistor output impedance with the load impedance of the line) or underdriven (the width of the transistor driving the line is less than is necessary to make the transistor impedance match the load impedance). However, this condition does not affect the validity of the results since in most practical cases, it is undesirable to overdrive the line (using a transistor wider than the matched size). If the line I S overdnven, overshoots occur which degrade performance. Also. to overdrive the line, wider transistors are needed 7;ihich p l a m a larger capacitive load on the previous stage. It can also k seen that as the resistance of the line incrcws, thc attenuauon of the reflections increases, which makes the RC respow approach the RLC transmission line response.
The two figures of merit in (14) and ( In this case, inductance is not important for any length of interconnect. For short lines, the time of flight across the line is too small compared to the transition time of the input signal. As the line becomes longer, the attenuation becomes large enough to make the effects of the inductance negligible.
If the effect of the attenuation comes into play before the effect of the rise time vanishes, the inductance is not important for any length of interconnect. 
Conclusions
A closed form solution for the output response of a CMOS inverter driving an RLC transmission line is presented using the alpha power law for deep submicrometer CMOS. Simple to use figures of merit have been developed that determine the relative accuracy of an R C model to model onchip interconnect. The range of length of intcrconnect where a more accurate transmission line model becomes necessary is presented based on the parasitic impedances of the line ( R . L , and C ) and the rise time of the input signal of the pate drivin: the line. A S K simulations exhibit eood agreement xvith these figures of merit. These figures of merit can be used IC determine which nets needs to he modeled as inductile transmission lines. These figures of merit can also be used IC properly size the interconnect and buffers along a line durins the initial design phase of a high frequency circuit.
